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I This final report describes the double-layer metallization 
technology applied on p-type silicon-gate CHOS/SOS integrated / circuits. A smooth metal surface was obtained by using the ZI 
Si-sputtered Al. More than 10% probe yield was achieved on I Solar-Cell Controller Circuit TCS136 (or PISFC-SCIO1) . 
i Reliability tests were performed on I5 arrays at 150°C. Only three arrays fziled during the burn-in, and 18 arrays out 
of 22 functioning arrays maintzined the leakage current below 
100 wl. Analysis indicates that this technology will be a viable i process if the metal shcrt-circuit problem between the two metals / can be reduced. 
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CHARACTERIZATION OF SILICON-GATE CHOS/SOS 
INTEGRATED CIRCUITS PROCESSED WITH 
ION IHPLANTATION 
D. S. Woo 
RCA Corporation 
Solid State Technology Center 
Somerville, NJ 08876 
Double-layer metallization technology was applied on P-Gate CMOS/ 
SOS integrated circuits, Solar-Cell Controller TCS136 or (HSFC-SC101). 
Prior to the metallization, the wafers were fabricated using the all- 
ion-implantation process developed in the previous year under the same 
contract. The first-layer metal is 2% Si A1 (S-gun) alloy, and the 
second-layer metal is a filament-evaporated pure Al. The interlayer 
oxide is low-temperature (450°C) silane-oxide. 
The wafers produced showed Vtn = 0.76 - + 0.23 V, and V - 3.87 f: 
t P 
0.11 V, both measured at I = 10 pA. Optical and SEM measurements indi- d 
cate that the first-layer metal is very smooth which is an essential 
quality for this technology in reducing electrical short circuits between 
the two metal layers. The second-layer metal is continuous over the 
stcp of the first-layer metal. Contact resistance between two metals 
throu~h 7.6 pm x 7.6 pm via-hole openings is 1.5 to 4.0 Q. This is 20 
to 50% of poly-to-metal contact resistance. However, this is somewhat 
higher than expected and could be reduced by employing better technology 
such as an in situ back-sputter A 1  etch prior to the deposition of the 
second-layer metal. 
The probe yield on the two lots has 10%. Ninety-six of the 132 
packaged arrays passed final tcsts. Of these, 25 arrays with less 
than 100-FA leakage current were selected for burn-in life tests. 
The burn-in tests consimted of three bias cycles: (1) 168 h at 
12S°C, (2) 72 .h at 150°C, and (3) 168 h at 150°C. 
Only three arrays failed the burn-in tests, probably due to a 
metal-1 to metal-2 short through the interlayer oxide. The remaining 
22 arrays functioned very well, and 18 of these maintained lukage 
current below 100 pA. 
I. INTRODUCTION 
The ohjective of this work is to study the implementation of all- 
ion-implantation technology in processing the Marshall Space Flight Cen- 
ter (HSFC) double-layer metal Standard Transistor Array Radix (STAR) cir- 
cuits on hoth silicon-on-sapphire and aluminum-gate bulk-silicon sub- 
strates. A major advantage of this process is in the reduction of inter- 
conncrt resistance (no poly with high resistance) which improves circuit 
. pcrformanc-c.  Chip density can also be measured by as much as a factor 
of 1 .5  to 2.0, because less real estate is necessary for routing the 
metal lines. 
The Solar-Cell Controller Circuit TCS136 (or MSFC-SClO1) is used as 
a dtmonstratioa vehicle for the study of a double-layer aluminum metal- 
lization system and the reliability of the resulting circuit. This 
demonstration vehicle was designed by NASA using their STAR design. The 
STAR design is similar to RCA's Universal Array concept, and the same 
mask sets are used for both silicon-gate CMOS/SOS or aluminum-gate bulk- 
silicon technology. 
The TCS136 (MSFC-SClO1) mask set was designed and fabricated at 
MSFC's facility and then delivered to RCA. Wafers were fabricated 
at RCA to a point of metallization and then shipped to MSFC for the 
processing of the multilayer metal system. Some were fabricated at RCA. 
The results presented in this report are based on the data taken from 
wafers fabricated at RCA. After wafer fabrication the wafers were 
circxit-probed and inked at MSFC us. g a Macrodata tester. The marked 
wafers were returned to RCA for laser scribe and packaging. 
The procedures for testing TCS136 were developed at RCA using the 
Datntron tester, and these procedures were used to evaluate reliability 
during the burn-in test. The circuit probe yield of the TCS136 was over 
10% on two lots. T h e  life tests indicate that the weak area of this tech- 
nology is the possibility of an electrical short circuit between the two 
metal layers; however, 88% of total arrays passed the 168-h burp-in at 
1 50°C. 
This technical  repor t  covers t h e  work performed by RCA Sol id  S t a t e  
Technology Center, Somerville, New Je rsey ,  under Contract NASP-31986 
from J u l y  1, 1977 t o  June 30, 1979. The cont rac t  was administered under 
tqre t e c h ~ i c a l  d i r ec t i on  of John Gould and Donald Routh, Marshall Space 
i1:pht Center, AL 35812. 
f.ortt.ri.butors t o  t h i s  repor t  a r e  J. S. nack f o r  s i l i c o n  f i lm depo- 
sition, 5. G. Po l i ca s t ro  f o r  wafer processing, and D. Brown f o r  t he  l i f e  
t c s t .  Appreciation is  a l s o  due t o  J. J. D i  Piazza f o r  monitoring var ious 
processing s t eps ,  and K. Phelps f o r  wr i t ing  t h e  Datatron Test  Program 
asd a s s i s t i n g  i n  t h e  test and ana lys i s  of test da ta .  
11. ALL-ION-IHPLANTATION PROCESS 
A .  Process Description 
Initially, a silicon film is grown on (li02) sapphire substrate in 
the standard manner with no intentional doping. Phosphorus is then im- 
planted nt a dose of 1.8 x 1011 cm'2 at E = 150 krV. A thin oxide 
(500 8) is grown and etched with the both-islands mask to delineate both 
NMOS and PMOS transistors. This thermal oxide is then used as the etch 
mask for the silicon etch. The PMOS islands are shielded with photoresist 
all11 boron is implanted to control the NElOS threshold voltage. The photo- 
resist and mask-oxide are then stripped. 
A 110 +5-nm-thick - thermal oxide is next grown in HC1 steam at 940°C, 
and a 500-nm-thick polysilicon layer is depiaited and doped with a heavy 
boron implant. Oxide is deposited, patterned, and the polysilicon is 
etched by means of a plasma processing operation. A 1-pm-thick aluminum 
f 
shield film is deposited and etched by the use of the n mask. After 
stripping of the photoresist, a thin aluminum (20 +5-nm-thick) - film is 
deposited. This is to discharge the surface ions during implantation 
to protecb ,he silicon film 3nd sapphire substrates from damage. Source- 
drain implantation is then performed. The PP:S islands are shielded 
during the above implantation process. Similarly, the PMOS source-drain 
+ implantation is performed by using the p mask. After stripping off the 
shield film, a 800-nm-thick field oxide is deposited. All of the im- 
planted impurities are activated simultaneously for 15 min at 1050°C; 
also, the oxides are densified and the surface states are annealed. This 
completes the five implantation steps, and the schedules are summarized 
in Table 1. 
Thc first-layer aluminum, deposited after contacts are opened in 
the normal manner, is 0.8 pm thick. Two percent Si-A1 deposited by using 
a S-Gun and is patterned with a Metai-l mask. Low-temperature SiH4 oxide 
is deposited at 450°C as an interlayer insulator, and then via-hales are 
TARLE 1. ION IWLANTATION SCHEDULE USED ON LOT S1998 
AND LOT S2OlO OF TCS136 (HSFC-SClO1) 
etched using the normal bond-pad etch to avoid attack on the aluminum. 
The quality of this oxide film is very important because any pinhole 
may cause an electrical short circuit. A second-layer aluminum is then 
deposited, and extreme care is required at this step to maintain low re- 
sistance contacts between these two metal layers. The second-level 
aluminum is deposited by filament evaporation; however, it is preferable 
to use sputtered aluminum with a rlight in situ aluminum sputter-etch 
prior to deposition for better ohmic contact between the two layers. 
The top-layer aluminum is patterned with a Metal-2 mask. A pr.tective 
oxide is deposited and then etched by using the bond-pad mask. The pro- 
cess is completed after alloying, and the wafers are ready for evalua- 
tion. The various thicknesses in the double-layer metal structure are 
shown below: 
Hetal-1 0.8 p n  2% Si-A1 (S-Gun) 
Interl-yer Oxide 0.6 pm Low-temperature Oxide 
Hetal-2 1.2 yn Pure Aluminum (Filament) 
Protective Oxide 0.6 pa Law-temperature Oxide 
1 IlPLANTAT ION 
ION 
SqllBCE 
Phosphorus 
Boron 
Boron 
Phosphorus 
Boron 
Pubstrate 
~ I ~ ( N P / N )  
Polysilicon- 
Gate 
Source-Drain 
+ 
PIN - Well 
P - Well 
P++ 
N+ 
' 
P+ 
DOSE 
(cm 1 - 2 
1.8~10 I I 
2.0~10 11 
5.0~10 15 
1 .ox10 15 
1 .ox10 15 
3.0~10 15 
ENERGY 
(keV) 
150 
100 
50 
170 
7 0 
7 0 
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B. Experiments 
TABLE 2. DOUBLE-LAYER METAL EXPERIMENTS 
Experiments were performed on Lots S1998 and S2OlO which are the 
double-layer metallization. The first-layer metallization was split 
++ into a three-way experiment: (1) the in situ-doped p polysilicon 
film which was deposited at. RCA; (2) the 2% Si-sputtered A1 which was 
Metal 1 Metal 2 i 
\ 
deposited at RCA; and (3) the sputtered A1 layer deposited at MSFC. 
  he details of the experimental matrix are summarized in TsYle 2. 
As shown in the table, six wafers (Group A and Group B) were completed 
I  
i 
i bt RCA, and another six wafers (Group C) were sent to MSFC for the various I 
metallization experiments. 1 
A 
B 
u 2 0 0  X Al and the high-beam-current Extrion ion implanter* 
1 2 0  
C 
4- + (Model 200-1000) were used for n and p implantation 
4 5 @ 
C. Wafer Acceptance Test 
In situ-doped 
++ 
p Si at RCA 
- - 
7 8 @ 
@ll 12 
After completion of the processing, the Insert Test Chip (MSFC-C017) 
was used to determine the device characteristics and to evaluate the 
double-layer metallization. A microphotograph of MSFC-2017 Insert Test 
Chip is shown in Fig. 1. 
Filament A1 
RCA 
Sputtered A1 
(2% Si) zt RCA 
--- 
*Varian-Extrion Division, Blackburn Industrial Park, 
Gloucester, HA. 
1 lament A1 
a\ RCA 
Sputtered A1 A1 at MSFC 
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Wafer Group-A, with p polysilicon as the first layer conductor, 1 i 
exhibited ohmic contact problems in the source-drain of the NHOS transis- 1 
tors. Device characteristics of the Group-B wafers were normal and the 1 
results are presented in Table 3. The threshold voltages measured at i 
! 
Id = 10 pA are Vtn = 0.76 + - 0.23 V, and V = 0.87 + 0.11 V. Leakage 
t P - 
currents are I = 2.5 to 50 nA, and Idssp = 1.5 to 15 nA. 1 dssn 
TABLE 3. WAFER ACCEPTANCE TEST ON TEST TRANS1ST"RS 
( L  = 7.5 pm) FOR GROUP B WAFSRS DF LOTS 
S1998 AND S2010 
The Group C wafers were processed at MSFC and were not returned 
t o  RCA.  
The test results on the double-layer metallization systems indicate 
that the second-layer metal is continuous over the step of the first- 
layer metal, and there are no short-circuiting problems between the two 
metal layers. Contact between the two metal layers through the via-holes 
is excellent. The measured results are presented in Table 4. 
TABLE 4. RESISTrVITY W- FOR SECOND-LAYER m A L  
Lot No. Continuity Pinhole Via-hole (110 holes) Test 
and o f Test 1st Hetsl and 
Wafer - No. 2nd tletal (oh) (ohm) 2nd Metal (ohm) 
111. CIRCUIT PROBE 
A. Design V e r i f i c a t i o n  
Solar-Cel l  C o n t r o l l e r  (TCS136 o r  MFC-SC101) wafers were shipped 
t o  HSFC a f t e r  a p re l iminary  wafer acceptance test (WAT) f o r  des ign 
v e r i f i c a t i o n  and c i r c u i t  probe. A schematic diagram and microphoto- 
graph a r e  shown i n  F igs .  2 and 3. 
Two wafers (S1998-6 and S2010-6) which J e r e  probed and inked were 
re turned by HSFC t o  RCA wi th  t e s t  p a t t e r n s  and procedures ( see  Table 5).  
The c i r c u i t  probe y i e l d  of t h e s e  two wafers a r e  above lo%, and d e t a i l s  
of t h e  r e s u l t s  a r ?  suaraarized i n  Table 6. 
B. Assembly 
The wafers were l a se r - sc r ibed  and wire-bonded i n  a 22-lead dual  
i n - l i n e  ceramic ( D I C )  package according t o  t h e  bonding diagram shown 
i n  Fig.  4 .  
Of t h e  132 packaged a r r a y s  which were shipped t o  HSFC f o r  f i n a l  
t e s t i n g ,  95 passed t h e  test. Of t h e  number t h a t  passed,  78 good pack- 
aged a r r a y s  were re turned t o  RCA f o r  l i f e  t e s t s .  
The d e t a i l s  a r e  sumnarized i n  Table 7 .  
C .  Tes t  Procedure 
The TCS136 (MSFC-SC101) t e s t  program was coded f o r  t h e  Datatron 
Tester?: a t  RCA acccording t o  t h e  t e s t  p a t t e r n  suppl ied by HSFC. This 
test is  done immediately a f t e r  burn- in ,  because some f a i l u r e  mode o r  
d e f e c t s  may recover a t  room temperature.  The t r u t h  t a b l e  used i n  t h e  
"Datatron I n c . ,  Santa Ana, CA. 
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TABIX 5. TCS136 (flSFC-SCIOI ) TEST PATTERN 
AND TEST PROCEDURE 
I~put Pattern Output Pattern --- 
Test 9 ,Y 9 
Step Octal S XI X2 X3 X4 2 
-- - 
Cb& M, XI Ground 
-00 onNaA 
Octal n2 n3 n4 nt n; ni n, 
-- 
us TEST PROCEDURE 
(Inverted Gate) 
El M: 1. m p  Input Pattern 
0 04 2. Clock Circuit (1) 
3. Compare w~th e x p a d  
output 
ORIGINAL PAGE E) 
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TABLE 6. PROBE DATA OF LOT S1998-6 
AND LOT S2020-6 
Lot - Wafer # Good Chips Yield ( X )  
S1998-6 93 10.9 
TCS 136 
STAR Mf SC lOl 
Figure 4. TCS136 (MSFC-SClOl) bonding diagram 
TABLE 7 .  FINAL TEST RESULT OF PACKAGED ARRAYS 
Date No. Ar rays  No. Ar rays  No. Arrays  
Lot  No. Code t o  NASA 
- - Passed  t o  RCA 
S2010 78423 
-- 
62 
- 51 40 -
T o t a l  132 9 5 78 
D a t a t r o n  T e s t e r  is  p r e s e n t e d  i n  Tab le  8. Three  t y p e s  o f  l eakage  cur- 
r e n t s  were measured on t h e s e  d e v i c e s  a f t e r  f u n c t i o n a l i t y  t e s t i n g :  
( 1 )  Terminal Leakage 
Inpu t  t e r m i n a l s  S ,  Clock,  XI, X2,  X 3 ,  X4, X5 arL exe rc i - ed  
by T r u t h  Table  3 (TT-3) which checks Inpu t  w i t h  ONE (V = 
+ 10 V) o r  ZERO (V = 0  V) and r e c o r d s  t h e  leakage c u r r e n t .  
(2 )  T o t a l  Leakage of  T o t a l  S t e p s  
A l l  i n p u t s  a r e  connected  and e x e r c i s e d  acco rd ing  t o  t h e  
Tru th  Table  (TT-1) s u p p l i e d  by NASA. Three tests a r e  
provided  f o r  I v a l u e s  i n  t h r e e  rznges  o f  1  rnA, 500 PA,  and dd 
25 F A .  
( 3 )  T o t a l  Leaiage of  S e l e c t e d  S t e p s  
S teps  2 and 3 were s e l e c t e d  i n  TT-1, and t h e  co r re spond ing  
t o t a l  leakage  c u r r e n t  ( I  ) were da t a logged  on b o t h  ha rd  dd 
copy and C a r t r i f i l e  Tape. The Idd c u r r e n t s  were measured 
i n  3  ranges  (1 mA, 500 PA, and 25 PA) t o  m a i n t a i n  b e t t e r  
accuracy .  One sample (Chip #97) of  t e s t  r e s u l t s  i s  pre-  
s en ted  i n  Tablc  9 .  
ORIGINAL PAGE 15 
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TABLE 8 .  TRUTH TABLE FOR DATATRON TESTER TO 
TEST TCS136 (MSFC-SC101) 
TRUTH TABLE O O O 1  
GROCIF o 11 n 1 
L INE 8 1 6  
00111 101 111 10[1 01 101  1 l:lO lJ0(lI:ll 0 
000z 101  01 11 0 [I1 1 0 1  100 [ I O O O l  O 
01103 11 01  0111111 001]00[100 011OO10 
011~14 11 01 001 o I ~ [ I [ I I ~ O ~ [ I O  OI:IOO~ o 
ooos 1 1  11 11  ~I:I [111011111) [ I ~ U I I ~ ~  
1100i; ~ l ] ~ [ l ~ ~ [ l [ l  l : l ~ ~ l ~ ~ ~ [ l ~ l  l:l[l[ll:l~ l 
011r.17 11:I11.1111 [l[l1111[ICI 01:Il1[110 
1111118 1100001 0 01 1[11 11j.10 [I[I[I[I~ 0 
0009 1 r.11111 [IO 1601 1 1  i lu  000[110 
0111 0 1 1  11 101 0 01:1[1~11~1 00 00[101 0 
1 0 1 1 1 1 I] 1) 0 1 [I 1 0 1 1 (11 0 1:10 [I l:I [lo 1 0 
0 0 1 2 1 1 [I 1 [I [I 1 1 [I [I 1 1 1 I1 (1 [I 111 [I [I [I 1 Cl 
1:1 [I 1 :> 1 1 1 1 [I [, ,I, ,:. il 111 [I Cl 111 1 [I Cl  111 [I 111 [I 1 [I 
0[114 1 1  01 11  ill) 101111 101:10 (li:l(1(11 0 
TRUTH TkELE 01:102 
GPOUP I ] C l O l  
L IF1E :: 16 
I1 0 [I 1 I1 [I [I [I 111 I) [I [I 1 [I 111 [I [I [I [I [I [I [I (1 111 1 {I 
0002 llllllll 1111110[1 i1l:Il:ll:110 
TRUTH TF(I:LE O 0 Cr: 
GROUP 0[161 
L I N E  :2 16 
0 (1 [I 1 1 [I [I [I [I [I [I [I [I [I I: [I [I [I [I [I IJ 1. [I [I [I 51 
I I I:I 1 15 [I o CI [I CI [I I:I I? il [I I:I 1.1 [I I:I [I [I o o o 
[I 0 0 1 [I [I 1 (1 il il i l  (I [I i l  [I 1.1 il [I 411 111 [I il 1: [I 111 [I 
l 1 O Q j  Oi?i110l:l0i! I:IO[IQ[I[II:~[I [II:II:ICICI[I 
I1 0 [I? [I [I [I [I 1 <I [I [I [I [I [I [I il il [I [I 1:11:1 l:l111 [I [I 
0 (1 [I-. 11 [I [I 1: [I 1 (I [I [I [I [I il [I 111 111 il 1: 111 111 (1 111 [I 
(I (I [IT [I 111 [I [I (I [I 1 [I [I [I 111 [I [I (I [I I:I (I I:I I:I 1.1 I I [I 
OClil:3 11111111[I [ICI~~[I(II'ICI<I !:II~ll.I[II:II:I 
O I:I I:I'? 1 6 1 1 1 1 1 0 CI I:! 0 I:I I:I I:I I:I I:I I:I I:I I:I I:I I:I [I 
0 [I 1 i 1  1 1 I:I 1 1 1 1 I:I I:I 0 [I i 1  I:I i~ 1. 1. I:I I:I 51 I:I [I [I 
0 [I 1 1 1 1 1 (1 1 1 1 111 0 0 111 111 1:l (1 111 1:l IJ 1.I [I 15 111 111 
0 111 1 c' 1 1 1 1 [I 1 1 111 [I [I [I [I 111 1:i (I 111 1:l 1: 1: [I 111 111 
0 1 1 3 1 1 1 1 1 O 1 [I Cl 1: O C l  l:l l:l [I u 1: 111 1.I 1: 1.I (1 
0 [I 1 4 1 1 1 1 1 1 0 6 0 [I (I I:I I:I I:I CI 0 1:1 111 il l:1 1. 1:l 
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TABLE 9 .  DATA'FRON OUTPUT SAMPLE OF ARRAY 897 FOR 
TCS136 TEST RESULTS 
NPDE. I3046 STEP 8001 GROUF' EIOB1 
Input  Terminal Leakage, TT-3,  S t e p  1 
PI11 
AC:II:~R. 06-16 STEP on08 lliRilI-lp aafi1 Input  Terminal Leakage TT-3, S t e p  8 
F'I tr 
0015,) -0. +OQ. 0j.U 862'-,! +9. 953 -00. 3L3U Q0;$' +9. 978 +QQ. 001-1 
004V +9. 9:3& -00. #zU 0(35',:' +9, 984 +Qo, 09U cjO&'.,' +9. 972 -08, 04U 
,11r17'a:' +9. 974 -QO. 07LI 
ACIC'IF:. 00715 STEP I3QQ2 CiFIJUP Qn01 
F'II4 
~~_'= ' . : '  
Leakage Cur ren t ,  TT-1, S t e p s  2 & 3 
-8. O l i S  +O. 801p1 
Current  Range*. 1 mA 
At lT*F .  Or170 STEP 0003 GF:~IUP 0001 I 
' Leakage Current ,  TT-1, S teps  2 & 3 
PI11 
,-i?',' I 
- .. .L 'I' -0 ~11~36 -p- 651-1 Leakage Current ,  TT-1, S teps  2 & 3 
AC~CIF;. TIC134 STEP u u O 2  I~EOI-IP OI310 Current Range: 25 uA 
PItJ 
<I ;; &-: I,,! - [ I  1111 - Kt2 Qa*41-l 
I V .  LIFE TEST 
A. I n i t i a l  Teat  
T o t a l  leakage c u r r e n t  (Idd) o f  TCS136 (HSIC-SClOl) was t e s t e d  
s e l e c t i n g  s t e p s  2 and 3 i n  Truth  Table  1. 
TRUTH TABLE 1 
I 1 I 1 I I INPUT I OUTPUT I 
The Idd c u r r e n t s  measured were datalogged and t h e  r e s u l t s  of  a l l  80 
ch ips  a r e  presented i n  Table 10. Leakage c u r r e n t s  vary from 1 pA t o  a 
few mA. Twenty-five a r r a y s  wi th  lower leakage c u r r e n t  ( 1  pA < I 
- dd 
< 100 pA) were s e l e c t e d  f o r  burn-in t e s t .  
- 
Step  
- 
2 
3 
B. Burn-In Board 
The burn-in board was wired t o  provide  t h e  b i a s  f o r  t h e  conf igura-  
t i o n  of s tep-2  i n  TT-1, and t h e  pin-out and i ts  supply  v o l t a g e  i s  shown 
i n  Table 11. 
C.  Burn-In T e s t  
2 
M, n3 n4 < < ~2 n5 
0 0  1 1  0 1 1  
0 0 0 0  0 0 0 
1 
Twenty-five TCS136 (MSFC-SClOl) have been burned-in a t  12S0 t o  
determine r e l i a b i l i t y .  When t h e  burn-in boards were f i r s t  hooked 
up, the  s t r e s s  v o l t a g e  supply i n d i c a t e d  a n  inpu t  c u r r e n t  of  180 mA a t  
Vdd = 10 V f o r  t h e  25 packaged a r r a y s .  The dev ices  were s t r e s s e d  a t  t h e  
above cond i t ion  f o r  about 10 minutes.  This excess ive ly  high c u r r e n t  l e v e l  
was due t o  t h e  turn-on of  t h e  PMOS t e s t  t r a n s i s t o r s  because of t h e  wrong 
octal 
033 
000 
O c t a l  
27 
50 
s x1 x2 x5 x4 x3 
1 0 1 1 1  
1 0 1 0 0 0  
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TARLE 10. TOTAL LEAKAGE CURRENT GF TCS 136 
AT INITIAL TEST 
Array I 
-
80 
81 
8 7 
88 
89 
90 
9 3 
95 
96 
9 7 
98 
99 
100 
101 
103 
105 
106 
107 
1 1 1  
112 
113 
115 
116 
117 
118 
119 
120 
121 
122 
123 
12.4 
125 
126 
127 
128 
129 
131 
132 
Step 2 
3.030 mA 
03.02 PA 
25.31 pA 
03.39 pA 
01.00 pA 
00.83 pA 
04.iS pA 
01.59 pA 
25.72 pA 
3.69 9A 
01.46 pA 
26.74 pA 
01.30 pA 
216.5 pA 
26.21 pA 
355.0 VA 
196.4 pA 
01.54 )'A 
46.82 pA 
600.2 pA 
00.69 )rA 
34.00 pA 
00.97 PA 
10.09 pA 
01.68 pA 
215.2 pA 
17.63 pA 
01.33 pA 
01.56 pA 
0769 pA 
1.206 mA 
07.03 pA 
1.376 KIA 
00.69 pA 
01.35 pA 
00.9R pA 
00.84 pA 
04.95 pA 
Step 3 
4.112 mA 
02.87 pA 
13.55 pA 
0- 24 )rA 
5.240 rA 
01.16 pA 
03.29 pA 
01.06 pA 
07.45 pA 
2.64 pA 
00.94 pA 
53.63 pA 
01.05 pA 
03.04 pA 
23.28 pA 
17.20 pA 
01.51 pA 
02.28 pA 
01.49 pA 
01.15 pA 
01.04 pA 
43.66 pA 
01.41 pA 
04.41 pA 
01.80 pA 
411.2 PA 
429.4 PA 
01.61 pA 
01.41 pA 
21.70 pA 
01.63 pA 
03.25 pA 
01.29 pA 
118.5 PA 
01.53 pA 
01.04 pA 
01.72 pA 
00.82 pA 
TABLE 11. BURN-IN CONFIGURATION OF 
TCS135 (HSFC-SClOl) 
Pin 
-
Voltage 
n4 
3 Clock 
open 
0 
4 Not Connected 0 
- 
0 
10 
10 
10 
open 
0 
open 
open 
open 
open 
open 
0 
I ?  Not Connected - 
20 GND (SN) 0 
b i a s  c o n f i g u r a t i o n  o f  t h e  bu rn - in  board .  Approximately 7.5 mA f lowed 
through t h r  PMOS d e v i c e .  T h i s ,  however, should  n o t  have caused any damage 
t o  t h e  c i r c u i t s .  
The w i r i n g  e r r o r  on t h e  bu rn - in  boa rds  was c , : r rec ted  and t h e  25 pack- 
aged a r r a y s  were bu rned- in  f o r  168 h a t  125OC. When t h e  burn- in  was 
completed,  t h e  packages were al lowed t o  c o o l  t o  room t empera tu re  (25OC) 
wi ih  s t r e s s - b i a s  on.  These d e v i c e s  were t h e n  r e t e s t e d  u s i n g  t h e  D a t a t r o n  
t e s t e r .  One a r r a y  (Array  f38) f a i l e d  t h e  f u n c t i o n a l i t y  test  af t rz r  t h e  
168-h bu rn - in  a t  125OC, and t e s t s  show t h a t  it s h o r t e d  ( I d d  t 10 mA) a t  
stcp-2 c o n f i g u r a t i o n  t e s t .  A l l  o f  t h e  25 a r r a y s  were bu rned- in  f o r  
an a d d i t i o n a l  72  h  a t  150°C. One more a r r a y  (Array #12) fai!ed d u r i n g  
t h e  second bu rn - in  p e r i o d .  A f t e r  t ~ s t i n g  was comple te ,  a l l  o f  t h e  "5 
a r r a y s  were burned-in a d d i t i o n a l l y  f o r  168 h  a t  150°C. A t  t h i s  t i m e ,  
Array !I79 f a l l e n  t o  f u n c t i o n .  The bu rn - in  r e s u l t s  a r e  summarized i n  
Tab le  12 .  
TABLE 12.  BURN-IN RESUL'I' OF TCS136 (MSFC-SC101) 
D .  R e s u l t s  
Burn-In 
Cond i t ions  
I n i t i a l  Tes t  
168-h @ 125°C 
72-h @ 150°C 
168-h Q 150°C 
T h e  burn- in  r e s u l t s  ( s e e  Table  12)  i n d i c a t e  t h a t  a t o t a l  of t h r e e  
a r r a y s  f a i l e d  a t  s t e p - 2  inpu t  c d n f i g u r a t i o n  and two a r r a y s  f a i l e d  ?t. 
s t e p - 3  c o n f l g u r ~ t i o n .  I t  was a l s o  noted  thd t  t h e  f a i l u r e  was of a per- 
rnanrnt : ~ a t u r r  and t h a t  none of  t h e  a r r a y s  r t~covc rcd  tly tttv subs t \q t~ent  
- 
Ste? 
Number o f  
Arrays  
Passed 
2 5 
2 4 
2 3 
22 
2  
F a i l e d  
Array Arrays Array 
Number ( I / )  Passed  Number ( { I )  
- 
138 
1112, t 3 8  
112,  $38, t79 
25 
25 
2  4 
2 3 
- 
- 
#12 
%12,138 
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bins temperature step. This failure ray be due to the metal-1 to 
metal-2 short through the interlayer oxide or channel oxide rupture 
during the high-temperature bias cycle. 
Hiatograms of the total leakage current at step-2 and step-3 input 
configuration with various burn-in cycles are plotted in Figs. 5 and 
6. The leakage current increases during the initial burn-in (168-h at 
12S°C); however, the leakage current of some arrays is reduced during 
the higher temperature (T = 150°C) burn-in cycle. 
lN lT  IAL TEST 
CURRENT (PA) 
(a 1 
AVGa 3 8 0 p A  
MEDIAN 48.7wA 
CURRENT (FA) 
(b) 
T a 150 *C 
AVG 343 u A  
CURRENT (PA) 
( c )  
T a150.C 
AVG = 3 7 5 p A  
CURRENT (PA)  
( d l  
Figure 5. Total leakage r-vent at step-2 input configuration 
o f  TCS136 (MSF .C101). 
INITIAL TEST 
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IO- 
a 
a 
a 
a 
& 
a 
W 
m 
z 
3 
Z 
CURRENT (PA) 
( c )  
t=168h 
T= 125 OC 
AVG= 3 8 8 p A  
a MEDIAN =52 .3pA 
1 10 102 103 104 
CURRENT (PA) 
( a )  
AVG= 16.7pA 
- MFDIAN=9.31pA 
- 
CURRENT (PA) 
( b )  
T=150°C 
AVG = 3 9 2 p A  
a 
a MEDIAN= II. 5 p A  
- 
- 
5 -  
- 
-- 
* 
- 
CURRENT (PA) 
( d l  
- 
I 
Figure 6 .  T o t a l  leakage current a t  s t ep -3  input c o n f i g u r a t i o n  
o f  TCS136 (HSFC-SClOl). 
.. , 
-..... ill." ". . I".. I-". I-."""", .-- 
I 
1 1 1 1 1  
